

# 87C196CB 20 MHz Advanced 16-Bit CHMOS Microcontroller with Integrated CAN 2.0

**Automotive** 

### **Production Datasheet**

### **Product Features**

- -40°C to +125°C Ambient
- High Performance CHMOS 16-Bit CPU
- Up to 56 Kbytes of On-Chip EPROM
- Up to 1.5 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Additional RAM (Code RAM)
- Register-Register Architecture
- 8 Channel/10-Bit A/D with Sample/Hold
- 38 Prioritized Interrupts
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port with Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Oscillator Fail Detection Circuitry
- 15 Message Objects of 8 Bytes Data Length
- Up to 16 Mbyte Linear Address Space

- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer Counters
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HLD/HLDA)
- 1.4 µs 16 x 16 Multiply
- 2.4 μs 32/16 Divide
- 20 MHz Operation<sup>1</sup>
- Supports CAN (Controller Area Network)
  Specification 2.0

1. 16 MHz standard; 20 MHz is speed premium.

**Notice:** This document contains information on products in full production. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

Order No: 272405-006 October 1998



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 87C196CB - Automotive may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation PO Box 5937 Denver CO 80217-9808 call 1-800-548-4725

Copyright © Intel Corporation 7/8/97

\*Third-party brands and names are the property of their respective owners.

### 87C196CB - Automotive



# **Contents**

1.0	Int	troduction	. 1
2.0	Blo	ock Diagram	. 2
3.0	Pr	ocess Information	. 3
4.0	Pii	n Descriptions	6
5.0	Ele	ectrical Characteristics1	0
	5.1	DC Characteristics       10         5.1.1       87C196CB - Automotive Additional Bus Timing Modes       12         5.1.1.1       MODE 3       12         5.1.1.2       MODE 0       12	
	5.2	AC Characteristics	
	5.3	EPROM Specifications	
	5.4	AC Characteristics - Serial Port - Shift Register Mode	
6.0	Da	atasheet Revision History3	30



# **Figures**

**Tables** 

1	87C196CB - Automotive Block Diagram	2
2	The 87C196CB - Automotive Family Nomenclature	3
3	84-Pin PLCC AN87C196CB Diagram	4
4	100-Pin QFP AS87C196CB Diagram	5
5	Chip Configuration Registers	9
6	87C196CB I <sub>CC</sub> vs Frequency	.11
7	87C196CB - Automotive System Bus Timing	.15
8	87C196CB - Automotive Ready Timings (One Wait State)	.16
9	87C196CB Buswidth Timings	.16
10	87C196CB HOLD#/HOLDA# Timings	.17
11	Slave Port Waveform - (SLPL = 0)	.18
12	Slave Port Waveform - (SLPL = 1)	.19
13	Synchronous Serial Port	.20
14	External Clock Drive Waveforms	.21
15	Input/Output Test Conditions	.21
16	Float Test Conditions	.22
17	Slave Programming Mode Data Program Mode with Single Program Pulse	.24
18	Slave Programming Mode in Word Dump or Data Verify Mode	
	with Auto Increment	.24
19	Slave Programming Mode Timing in Data Program Mode	
	with Repeated Program Pulse and Auto Increment	
20	Waveform - Serial Port - Shift Register Mode	
21	AD_TIME 1FAFH:Byte	.27
1	Device Overview	4
1 1	Thermal Characteristics	
2	Pin Descriptions	
3	87C196CB Memory Map	
4	DC Characteristics (Under Listed Operating Conditions)	
5		
-	AC Characteristics (Ayer Specified Operating Conditions)	12
6	AC Characteristics (Over Specified Operating Conditions)	
6	AC Characteristics (Over Specified Operating Conditions)	.14
7	AC Characteristics (Over Specified Operating Conditions)	.14 s)17
7 8	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18
7 8 9	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19
7 8 9 10	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19 .20
7 8 9 10 11	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19 .20
7 8 9 10 11 12	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19 .20 .20
7 8 9 10 11 12 13	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19 .20 .20 .21
7 8 9 10 11 12 13	AC Characteristics (Over Specified Operating Conditions)	.14 s)17 .18 .19 .20 .20 .21 .22
7 8 9 10 11 12 13 14 15	AC Characteristics (Over Specified Operating Conditions).  8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions Slave Port Timing - (SLPL = 0, 1, 2, 3).  Slave Port Timing - (SLPL = 1, 2, 3).  Normal Master/Slave Operation	.14 s)17 .18 .19 .20 .20 .21 .22
7 8 9 10 11 12 13 14 15 16	AC Characteristics (Over Specified Operating Conditions).  8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions Slave Port Timing - (SLPL = 0, 1, 2, 3).  Slave Port Timing - (SLPL = 1, 2, 3).  Normal Master/Slave Operation.  Handshake Operation.  External Clock Drive.  Explanation of AC Symbols.  AC EPROM Programming Characteristics.  DC EPROM Programming Characteristics.  Serial Port Timing - Shift Register Mode.	.14 s)17 .18 .19 .20 .20 .21 .22 .23
7 8 9 10 11 12 13 14 15 16	AC Characteristics (Over Specified Operating Conditions)  8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions Slave Port Timing - (SLPL = 0, 1, 2, 3)  Slave Port Timing - (SLPL = 1, 2, 3)  Normal Master/Slave Operation  Handshake Operation  External Clock Drive  Explanation of AC Symbols  AC EPROM Programming Characteristics  DC EPROM Programming Characteristics  Serial Port Timing - Shift Register Mode  10-Bit Mode A/D Operating Conditions	.14 s)17 .18 .19 .20 .20 .21 .22 .23 .23 .26
7 8 9 10 11 12 13 14 15 16 17 18	AC Characteristics (Over Specified Operating Conditions).  8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions Slave Port Timing - (SLPL = 0, 1, 2, 3).  Slave Port Timing - (SLPL = 1, 2, 3).  Normal Master/Slave Operation	.14 s)17 .18 .19 .20 .20 .21 .22 .23 .23 .26 .27
7 8 9 10 11 12 13 14 15 16 17	AC Characteristics (Over Specified Operating Conditions)  8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions Slave Port Timing - (SLPL = 0, 1, 2, 3)  Slave Port Timing - (SLPL = 1, 2, 3)  Normal Master/Slave Operation  Handshake Operation  External Clock Drive  Explanation of AC Symbols  AC EPROM Programming Characteristics  DC EPROM Programming Characteristics  Serial Port Timing - Shift Register Mode  10-Bit Mode A/D Operating Conditions	.14 s)17 .18 .19 .20 .21 .22 .23 .23 .26 .27 .28



### 1.0 Introduction

The 87C196CB - *Automotive* is a member of the MCS<sup>®</sup> 96 microcontroller family. This device is based upon the MCS 96 Kx/Jx microcontroller product families with enhancements ideal for automotive and industrial applications. The 87C196CB - *Automotive* is the first device in the Kx family to support networking through the integration of the CAN 2.0 (Controller Area Network) peripheral on-chip. The 87C196CB offers the highest memory density of the MCS 96 microcontroller family, with 56K of on-chip EPROM, 1.5K of on-chip register RAM, and 512 bytes of additional RAM (Code RAM). In addition, the 87C196CB provides up to 16 Mbyte of Linear Address Space.

**Table 1. Device Overview** 


Device	Pins/ Package	EPROM	Reg RAM	Code RAM	<b>1/0</b>	EPA	SIO	SSIO	CAN	A/D	Addr Space
87C196CB	84-Pin PLCC	56K	1.5K	512b	56	10	Y	Y	Y	8	1 Mbyte
87C196CB	100-Pin QFP	56K	1.5K	512b	60	10	Υ	Y	Υ	8	16 Mbyte



### 2.0 Block Diagram

The MCS 96 microcontroller family members are all high-performance microcontrollers with a 16-bit CPU. The 87C196CB is composed of the high-speed (20 MHz) macrocore with up to 16 Mbyte linear address space, 56 Kbytes of program EPROM, up to 1.5 Kbytes of register RAM, and up to 512 bytes of code RAM (16-bit addressing modes) with the ability to execute from this RAM space. It supports the high-speed, serial communications protocol CAN 2.0, with 15 message objects of 8 bytes data length, an 8-channel, 10-bit / 3 LSB analog to digital converter with programmable S/H times, and conversion times < 15  $\mu s$  at 20 MHz. It has an asynchronous/synchronous serial I/O port (SIO) with a dedicated 16-bit baud rate generator, an additional synchronous serial I/O port (SSIO) with full duplex master/slave transceivers, a flexible timer/counter structure with prescaler, cascading, and quadrature capabilities. There are ten modularized, multiplexed, high-speed I/O for capture and compare (called Event Processor Array) with 200 ns resolution and double buffered inputs, and a sophisticated prioritized interrupt structure with programmable Peripheral Transaction Server (PTS) implementing several channel modes, including single/burst block transfers from any memory location to any memory location, a PWM and PWM toggle mode to be used in conjunction with the EPA, and an A/D scan mode.

Figure 1. 87C196CB - Automotive Block Diagram






### 3.0 Process Information

These devices are manufactured on P629.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

All thermal impedance data is approximate for static air conditions at 1 W of power dissipation. Values change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Figure 2. The 87C196CB - Automotive Family Nomenclature



**Table 1. Thermal Characteristics** 

Device and Package	$\Theta_{JA}$	Θ <sub>JC</sub>
AN87C196CB (84-Lead PLCC Package)	35°C/W	11°C/W

#### **NOTES**

- Θ<sub>JA</sub> = Thermal resistance between junction and the surrounding environment (ambient) measurements are taken 1 ft. away from case in air flow environment.
  - $\Theta_{JV}$  = Thermal resistance between junction and package face (case).
- All values of Θ<sub>JA</sub> and Θ<sub>JC</sub> may fluctuate depending on the environment (with or without airflow, and how much airflow)
- 1. and device power dissipation at temperature of operation. Typical variations are  $\pm$  2°C/W.
- 1. Values listed are at a maximum power dissipation of 1 W.



Figure 3. 84-Pin PLCC AN87C196CB Diagram







Figure 4. 100-Pin QFP AS87C196CB Diagram





# 4.0 Pin Descriptions

Table 2. Pin Descriptions (Sheet 1 of 2)

Name	Description				
V <sub>CC</sub>	Main supply voltage (+5 V).				
V <sub>SS</sub> , V <sub>SS1</sub>	Digital circuit ground (0 V). There are seven V <sub>SS</sub> pins, all of which MUST be connected to a single ground plane.				
$V_{REF}$	Reference for the A/D converter (+5 V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.				
V <sub>PP</sub>	Programming voltage for the EPROM parts. It should be +12.5 V for programming. It is also the timing pin for the return from powerdown circuit. Connect this pin with a 1 $\mu\text{F}$ capacitor to V_SS and a 1 $\text{M}\Omega$ resistor to V_CC. If this function is not used, V_PP may be tied to V_CC.				
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{\rm SS}$ .				
XTAL1	Input of the oscillator inverter and the internal clock generator.				
XTAL2	Output of the oscillator inverter.				
RESET#	Reset input to the chip. Input low for at least 16 state times resets the chip. The subsequent low-to-high transition resynchronizes CLKOUT and commences a 10-state time sequence in which the PSW is cleared, bytes are read from 2018H, 201AH and 201CH (if enabled) loading the CCBs, and a jump to location 2080H is executed. Input high for normal operation. RESET# has an internal pullup.				
NMI	A positive transition causes a non-maskable interrupt vector through memory location 203EH. If not used, this pin should be tied to V <sub>SS</sub> . May be used by Intel Evaluation boards.				
EA#	Input for memory select (External Access). EA# equal to a high causes memory accesses to locations 0FF2000H through 0FFFFFH to be directed to on-chip EPROM/ROM. EA# equal to a low causes accesses to these locations to be directed to off- chip memory. EA# = +12.5 V causes execution to begin in the Programming Mode. EA# latched at reset.				
PLLEN	Selects between PLL mode or PLL bypass mode. This pin must be either tied high or low. PLLEN pin = 0, bypass PLL mode. PLLEN pin = 1, places a 4x PLL at the input of the crystal oscillator. Allows for a low frequency crystal to drive the device (i.e., 5 MHz = 20 MHz operation).				
P6.4-6.7/SSIO	Dual-function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability. Also, LSIO when not used as SSIO.				
P6.3/T1DIR	Dual-function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Direction input. The TIMER1 increments when this pin is high and decrements when this pin is low.				
P6.2/T1CLK	Dual-function I/O pin. Primary function is that of a bidirectional I/O pin, however may also be used as a TIMER1 Clock input. The TIMER1 increments or decrements on both positive and negative edges of this pin.				
P6.0-6.1/EPA8-9	Dual-function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare.				
P5.7/BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.				
P5.6/READY	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait state mode until the next positive transition in CLKOUT occurs with READY high. When external memory is not used, READY has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO if READY is not selected.				



Table 2. Pin Descriptions (Sheet 2 of 2)

Name	Description
P5.5/BHE#/WRH#	Byte High Enable or Write High output, as selected by the CCR. BHE# = 0 selects the bank of memory that is connected to the high byte of the data bus. $A0 = 0$ selects the bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only ( $A0 = 0$ , BHE# = 1), to the high byte only ( $A0 = 1$ , BHE# = 0) or both bytes ( $A0 = 0$ , BHE# = 0). If the WRH# function is selected, the pin goes low if the bus cycle is writing to an odd memory location. BHE#/WRH# is only valid during 16-bit external. Also an LSIO pin when not BHE/WRH#.
P5.4/SLPINT	Dual-function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin.
P5.3/RD#	Read signal output to external memory. RD# is active only during external memory reads or LSIO when not used as RD#.
P5.2/WR#/WRL#	Write and Write Low output to external memory, as selected by the CCR, WR# goes low for every external write, while WRL# goes low only for external writes where an even byte is being written. WR#/WRL# is active during external memory writes. Also an LSIO pin when not used as WR#/WRL#.
P5.1/INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal EPROM fetches INST is held low. Also LSIO when not INST.
P5.0/ALE/ADV#	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV#, it goes inactive (high) at the end of the bus cycle. ADV# can be used as a chip select for external memory. ALE/ADV# is active only during external memory accesses. Also LSIO when not used as ALE.
PORT3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
P2.7/CLKOUT	Output of the internal clock generator. The frequency is the oscillator frequency. CLKOUT has a 50% duty cycle. Also LSIO pin when not used as CLKOUT.
P2.6/HLDA#	Bus Hold Acknowledge. Active-low output indicates that the bus controller has relinquished control of the bus. Occurs in response to an external device asserting the HLD# signal. Also LSIO when not used as HLDA#.
P2.5/HLD#	Bus Hold. Active-low signal indicates that an external device is requesting control of the bus. Also LSIO when not used as HLD#.
P2.4/INTOUT#	Interrupt Output. This active-low output indicates that a pending interrupt requires use of the external bus. Also LSIO when not used as INTOUT#.
P2.3/BREQ#	Bus Request. This active-low output signal is asserted during a HOLD cycle when the bus controller has a pending external memory cycle. Also LSIO when not used as BREQ#.
P2.2/EXTINT	A positive transition on this pin causes a maskable interrupt vector through memory location 203CH. Also LSIO when not used as EXTINT.
P2.1/RXD	Receive data input pin for the Serial I/O port. Also LSIO if not used as RXD.
P2.0/TXD	Transmit data output pin for the Serial I/O port. Also LSIO if not used as TXD.
PORT 1/EPA0-7	Dual-function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare. EPA0 and EPA2 have another function of T2CLK and T2DIR of the TIMER2 timer/counter.
PORT 0/ACH0-7	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.
EPORT	8-bit bidirectional standard and I/O Port. These bits are shared with the extended address bus, A16–A19 for CB PLCC, A16–A23 for CB QFP. Pin function is selected on a per pin basis.
TXCAN	Push-pull output to the CAN bus line.
RXCAN	High impedance input-only from the CAN bus line.



Table 3. 87C196CB Memory Map

Address	Description			
FFFFFFH FF2080H	Program Memory - Internal EPROM or External Memory (Determined by EA# Pin)			
FF207FH FF2000H	Special Purpose Memory - Internal EPROM or External Memory (Determined by EA# Pin)			
FF1FFFH FF0600H	External Memory			
FF05FFH FF0400H	Internal RAM (Identically Mapped into 00400H–005FFH)			
FF03FFH FF0100H	External Memory			
FF00FFH FF0000H	Reserved for ICE			
FEFFFFH 0F0000H	Overlaid Memory (External)-Accesses into Memory Ranges 0F0000H to FEFFFFH will Overlay Page 15 (0FH) for CB QFP package-External Memory.	(5)		
0EFFFFH 010000H	900 Kbytes External Memory			
00FFFFH 002080H	External Memory or Remapped OTPROM (Program Memory)	(1)		
00207FH 002000H	External Memory or Remapped OTPROM (Special Purpose Memory)	(1,3)		
001FFFH 001FE0H	Memory Mapped Special Function Registers (SFR's)			
001FDFH 001F00H	Internal Peripheral Special Function Registers (SFR's)	(5)		
001EFFH 001E00H	Internal CAN Peripheral Memory	(5)		
001DFFH 001C00H	Internal Register RAM			
001BFFH 000600H	External Memory			
0005FFH 000400H	Internal RAM (Code RAM) (Address with Indirect or Indexed Modes)			
0003FFH 000100H	Register RAM – Upper Register File (Address with Indirect or Indexed Modes or through Windows.)	(2)		
0000FFH 000018H	Register RAM – Lower Register File. (Address with Direct, Indirect, or Indexed Modes.)	(2)		
000017H 000000H	CPU SFR's	(4)		


### NOTES:

- 1. These areas are mapped internal EPROM if the REMAP bit (CCB2.2) is set and EA# = 5 V. Otherwise they are external memory.

  2. Code executed in locations 0000H to 003FFH is forced external.
- 3. Reserved memory locations must contain 0FFH unless noted.
- 4. Reserved SFR bit locations must be written with 0.
- 5. Refer to 8XC196CB Supplement to 8xC196NT User's Manual for SFR, CAN and Paging Descriptions.



Figure 5. Chip Configuration Registers



Reserved Must Be "1"

Reserved Must Be "1" Reserved Must Be "1"

	7	7 1 = Reserved	Must Be "1"
LOC1	LOC0	Function	IRC2
0	0	Read and Write Protected	0
0	1	Write Protected Only	1
1	0	Read Protected Only	1

No Protection

1

1

4

5

IRC2	IRC1	IRC0	Max Wait States
0	0	0	Zero Wait States
1	0	0	1 Wait State
1	0	1	2 Wait States
1	1	0	3 Wait States
1	1	1	INFINITE

MSEL1	MSEL0	"CB" Bus Timing Mode
0	0	Mode 0 (1-Wait KR)
0	1	Reserved
1	0	Reserved
1	1	Mode 3 (KR)

BW1	BW0	Bus Width		
0	0	ILLEGAL		
0	1	16-Bit Only		
1	0	8-Bit Only		
1	1	BW Pin Controlled		

Mode 0 Designed to be similar to the 87C196KR bus timing with 1 automatic wait state.

(1-Wait KR):

See AC Timings section for actual timings data.

Mode 3 (KR): Designed to be similar to the 87C196KR bus timing.

See AC Timings section for actual timings data.



### 5.0 Electrical Characteristics

#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature –60°C to +150°C

Voltage from V<sub>PP</sub> or EA# to

V<sub>SS</sub> or ANGND ...... –0.5 V to +13.0 V

Voltage from any other pin to

Power Dissipation...... 1.0 W

#### **OPERATING CONDITIONS**

 $\begin{array}{lll} T_A \ (Ambient \ Temperature \ Under \ Bias) .....-40 ^{\circ}C \ to \ +125 ^{\circ}C \\ V_{CC} \ (Digital \ Supply \ Voltage) & 4.75 \ V \ to \ 5.25 \ V \\ V_{REF} \ (Analog \ Supply \ Voltage) & 4.75 \ V \ to \ 5.25 \ V \\ F_{OSC} \ (Oscillator \ Frequency ....... 4 \ MHz \ to \ 20 \ MHz \\ \end{array}$ 

**NOTE:** ANGND and  $V_{SS}$  should be nominally at the same potential.

**NOTICE:** This is a production data sheet. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### 5.1 DC Characteristics

Table 4. DC Characteristics (Under Listed Operating Conditions) (Sheet 1 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I <sub>CC</sub>	V <sub>CC</sub> Supply Current (-40°C to +125°C Ambient)			100	mA	XTAL1 = 20 MHz $V_{CC} = V_{PP} = V_{REF} = 5.25 V$ (While Device in Reset)
I <sub>REF</sub>	A/D Reference Supply Current			5	mA	
I <sub>IDLE</sub>	Idle Mode Current			35	mA	XTAL1 = 20 MHz $V_{CC} = V_{PP} = V_{REF} = 5.25 V$
I <sub>PD</sub>	Powerdown Mode Current		50		μA	$V_{CC} = V_{PP} = V_{REF} = 5.52 \text{ V}$ (Notes 5,8)
$V_{IL}$	Input Low Voltage (All Pins)	-0.5		0.3 V <sub>CC</sub>	V	For PORT0 (Note 7)
$V_{IH}$	Input High Voltage	0.7 V <sub>CC</sub>		$V_{CC} + 0.5$	V	For PORT0 (Note 7)
V <sub>OL</sub>	Output Low Voltage (Outputs Configured as Complementary)			0.3 0.45 1.5	>	$I_{OL} = 200 \mu A \text{ (Note 3)}$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7 \text{ mA}$
V <sub>OH</sub>	Output High Voltage (Output Configured as Complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			٧	$I_{OH} = -200 \mu A \text{ (Note 3)}$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7 \text{ mA}$
ILI	Input Leakage Current (Standard Inputs)			±10	μΑ	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>

#### NOTES:

- All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SLPINT (P5.4) and HLDA# (P2.6).
- 2. Standard Input pins include XTAL1, EA#, RESET# and Port 1/2/5/6 when setup as inputs.
- 3. All Bidirectional I/O pins when configured as Outputs (Push/Pull).
- 4. Device is Static and should operate below 1 Hz, but only tested down to 4 MHz.
- Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V<sub>REF</sub> = V<sub>CC</sub> = 5 V.
- 6. Violating these specifications in reset may cause the device to enter test mode (P5.4 and P2.6).
- 7. When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
- 8. For temperatures <  $100^{\circ}$ C typical is  $10 \mu$ A.



Table 4. DC Characteristics (Under Listed Operating Conditions) (Sheet 2 of 2)


Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I <sub>LI1</sub>	Input Leakage Current (Port 0)			±1	μA	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>REF</sub>
V <sub>OH1</sub>	SLPINT (P5.4) and HLDA# (P2.6) Output High Voltage in RESET#	2			V	I <sub>OH</sub> = 0.8 mA (Note 6)
V <sub>OH2</sub>	Output High Voltage in RESET#	V <sub>CC</sub> – 1			V	I <sub>OH</sub> = -15 μA (Note 1)
C <sub>S</sub>	Pin Capacitance (Any Pin to V <sub>SS</sub> )		10		pF	F <sub>TEST</sub> = 1 MHz (Note 5)
R <sub>RST</sub>	Reset Pullup Resistor	65 K		180 K	Ω	
R <sub>WPU</sub>	Weak Pullup Resistance		150 K		Ω	(Note 5)

#### NOTES:

- 1. All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SLPINT (P5.4) and HLDA# (P2.6).
- 2. Standard Input pins include XTAL1, EA#, RESET# and Port 1/2/5/6 when setup as inputs.
- 3. All Bidirectional I/O pins when configured as Outputs (Push/Pull).
- 4. Device is Static and should operate below 1 Hz, but only tested down to 4 MHz.
- Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V<sub>REF</sub> = V<sub>CC</sub> = 5 V.
- 6. Violating these specifications in reset may cause the device to enter test mode (P5.4 and P2.6).

  7. When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
- 8. For temperatures <  $100^{\circ}$ C typical is  $10 \mu$ A.

Figure 6. 87C196CB I<sub>CC</sub> vs Frequency





#### 5.1.1 87C196CB - Automotive Additional Bus Timing Modes

The 87C196CB - Automotive device has two bus timing modes for external memory interfacing.

#### 5.1.1.1 MODE 3

Mode 3 is the standard timing mode. Use this mode for systems that emulate the 87C196KR bus timings.

#### 5.1.1.2 MODE 0

Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.

#### **5.2 AC Characteristics**

#### 5.2.1 **Test Conditions**

- Capacitive load on all pins = 100 pF
- Rise and Fall Times = 10 ns

Table 5. AC Characteristics (Over Specified Operating Conditions) (Sheet 1 of 2)

Symbol	Parameter	Min	Max	Units
	The 87C196CB - Autor	notive Will Meet These	Specifications	•
F <sub>XTAL</sub>	Frequency on XTAL1	4	20	MHz (1)
T <sub>OSC</sub>	XTAL1 Period (1/F <sub>XTAL</sub> )	50	250	ns
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	20	110	ns
T <sub>OFD</sub>	Clock Failure to Reset Pulled Low	4	40	μs (6)
T <sub>CLCL</sub>	CLKOUT Period	2T	ns (2)	
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> -10	T <sub>OSC</sub> +15	ns
T <sub>CLLH</sub>	CLKOUT Low to ALE/ADV High	-15	10	ns
T <sub>LLCH</sub>	ALE/ADV# Low to CLKOUT High	-20	15	ns
T <sub>LHLH</sub>	ALE/ADV# Cycle Time	4T	osc	ns (2,5)
T <sub>LHLL</sub>	ALE/ADV# High Time	T <sub>OSC</sub> -10	T <sub>OSC</sub> +10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	T <sub>OSC</sub> -15		ns
T <sub>LLAX</sub>	Address Hold after ALE/ADV# Low	T <sub>OSC</sub> -40		ns

### NOTES:

- 1. Testing performed at 4 MHz, however, the device is static by design and typically operates below 1 Hz.
- 2. Typical specifications, not guaranteed.
- 3. Assuming back-to-back bus cycles.
- 4. 8-bit bus only.
- 5. If wait states are used, add 2T<sub>OSC</sub> x n = number of wait states. If mode 0 (1 automatic wait state added)
- operation is selected, add 2T<sub>OSC</sub> to specification.

  6. T<sub>OFD</sub> is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. Programming the CDE bit enables oscillator fail detection.



Table 5. AC Characteristics (Over Specified Operating Conditions) (Sheet 2 of 2)

Symbol	Parameter	Min	Max	Units
T <sub>LLRL</sub>	ALE/ADV# Low to RD# Low	T <sub>OSC</sub> -30		ns
T <sub>RLCL</sub>	RD Low to CLKOUT Low	-8	20	ns
T <sub>RLRH</sub>	RD# Low Period	T <sub>OSC</sub> -10		ns (5)
T <sub>RHLH</sub>	RD# High to ALE/ADV# High	T <sub>OSC</sub>	T <sub>OSC</sub> +25	ns (3)
T <sub>RLAZ</sub>	RD# Low to Address Float		5	ns
T <sub>LLWL</sub>	ALE/ADV# Low to WR# Low	T <sub>OSC</sub> -10		ns
T <sub>CLWL</sub>	CLKOUT Low to WR# Low	-5	25	ns
T <sub>QVWH</sub>	Data Valid before WR# High	T <sub>OSC</sub> -23		ns
T <sub>CHWH</sub>	CLKOUT High to WR# High	-10	15	ns
T <sub>WLWH</sub>	WR# Low Period	T <sub>OSC</sub> -20		ns (5)
T <sub>WHQX</sub>	Data Hold after WR# High	T <sub>OSC</sub> -25		ns
T <sub>WHLH</sub>	WR# High to ALE/ADV# High	T <sub>OSC</sub> -10	T <sub>OSC</sub> +15	ns (3)
T <sub>WHBX</sub>	BHE#, INST Hold after WR# High	T <sub>OSC</sub> -10		ns
T <sub>WHAX</sub>	AD8-15 Hold after WR# High	T <sub>OSC</sub> -30		ns (4)
T <sub>RHBX</sub>	BHE#, INST Hold after RD# High	T <sub>OSC</sub> -10		ns
T <sub>RHAX</sub>	AD8-15 Hold after RD# High	T <sub>OSC</sub> -30		ns (4)

### NOTES:

- 1. Testing performed at 4 MHz, however, the device is static by design and typically operates below 1 Hz.
- Typical specifications, not guaranteed.
   Assuming back-to-back bus cycles.
- 4. 8-bit bus only.
- 5. If wait states are used, add  $2T_{OSC} \times n = number of wait states$ . If mode 0 (1 automatic wait state added)
- operation is selected, add 2T<sub>OSC</sub> to specification.

  6. T<sub>OFD</sub> is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. Programming the CDE bit enables oscillator fail detection.



**Table 6. AC Characteristics (Over Specified Operating Conditions)** 

Symbol	Parameter	Min	Max	Units
Т	he System Must Meet These Spec	ifications to work with t	he 87C196CB - Automot	rive
T <sub>AVYV</sub>	Address Valid to READY Setup		2 T <sub>OSC</sub> -75	ns (3)
T <sub>LLYV</sub>	ALE Low to READY Setup		2 T <sub>OSC</sub> -70	ns (3)
T <sub>YLYH</sub>	Non Ready Time	No Upp	er Limit	ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> -30	ns (1)
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2 T <sub>OSC</sub> -75	ns (2,3)
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		T <sub>OSC</sub> -60	ns (2,3)
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3T <sub>OSC</sub> -55	ns (2)
T <sub>RLDV</sub>	RD# Active to Input Data Valid		T <sub>OSC</sub> -30	ns (2)
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> -50	ns
T <sub>RHDZ</sub>	End of RD# to Input Data Float		T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after RD# High	0		ns

- If Maximum is exceeded, additional wait states will occur.
   If wait states are used, add 2 T<sub>OSC</sub> x n, where n = number of wait states.
   If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add 2 T<sub>OSC</sub> to the specification.



### 5.2.2 87C196CB - Automotive Timings

Figure 7. 87C196CB - Automotive System Bus Timing








Figure 8. 87C196CB - Automotive Ready Timings (One Wait State)



### **5.2.3 87C196CB Timings**

Figure 9. 87C196CB Buswidth Timings






### 5.2.4 87C196CB - Automotive Timings

Table 7. 8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions)

Symbol	Parameter	Min	Max	Units
T <sub>HVCH</sub>	HOLD Setup Time	65		ns (1)
T <sub>CLHAL</sub>	CLKOUT Low to HLDA Low	-15	15	ns
T <sub>CLBRL</sub>	CLKOUT Low to BREQ Low	-15	15	ns
T <sub>AZHAL</sub>	HLDA Low to Address Float		20	ns
T <sub>BZHAL</sub>	HLDA Low to BHE#, INST, RD#, WR# Weakly Driven		25	ns
T <sub>CLHAH</sub>	CLKOUT Low to HLDA High	-15	15	ns
T <sub>CLBRH</sub>	CLKOUT Low to BREQ High	-25	25	ns
T <sub>HAHAX</sub>	HLDA High to Address No Longer Float	-15		ns
T <sub>HAHBV</sub>	HLDA High to BHE#, INST, RD#, WR# Valid	-10	15	ns

### NOTE:

Figure 10. 87C196CB HOLD#/HOLDA# Timings



<sup>1.</sup> To guarantee recognition at next clock.



#### 87C196CB - Automotive AC Characteristics - Slave Port 5.2.5

Figure 11. Slave Port Waveform - (SLPL = 0)




Table 8. Slave Port Timing - (SLPL = 0, 1, 2, 3)

Symbol	Parameter	Min	Max	Units
T <sub>SAVWL</sub>	Address Valid to WR# Low	50		ns
T <sub>SRHAV</sub>	RD# High to Address Valid	60		ns
T <sub>SRLRH</sub>	RD# Low Period	T <sub>OSC</sub>		ns
T <sub>SWLWH</sub>	WR# Low Period	T <sub>OSC</sub>		ns
T <sub>SRLDV</sub>	RD# Low to Output Data Valid		60	ns
T <sub>SDVWH</sub>	Input Data Setup to WR# High	20		ns
T <sub>SWHQX</sub>	WR# High to Data Invalid	30		ns
T <sub>SRHDZ</sub>	RD# High to Data Float	15		ns

### NOTE:

- 1. Test Conditions:

  - F<sub>OSC</sub> = 20 MHz T<sub>OSC</sub> = 60 ns Rise/Fall Time = 10 ns
  - Capacitive Pin Load = 100 pF
- 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory



T<sub>SELLL</sub> T<sub>SRHEH</sub>  $\overline{\mathsf{cs}}$ ALE T<sub>SLLRL</sub>  $T_{SRLRH}$  $\overline{\mathsf{RD}}$  $\mathsf{T}_{\underline{\mathsf{SRHDZ}}}$ T<sub>SRLDV</sub> P3  $\mathsf{T}_{\mathsf{SDVWH}}$ T<sub>SWHQX</sub> T<sub>SLLAX</sub>  $\mathsf{T}_{\mathsf{SAVLL}}$  $T_{SWLWH}$ A5846-01

Figure 12. Slave Port Waveform - (SLPL = 1)

Table 9. Slave Port Timing - (SLPL = 1, 2, 3)

Symbol	Parameter	Min	Max	Units
T <sub>SELLL</sub>	CS# Low to ALE Low	20		ns
T <sub>SRHEH</sub>	RD# or WR# High to CS# High	60		ns
T <sub>SLLRL</sub>	ALE Low to RD# Low	T <sub>OSC</sub>		ns
T <sub>SRLRH</sub>	RD# Low Period	T <sub>OSC</sub>		ns
T <sub>SWLWH</sub>	WR# Low Period	T <sub>OSC</sub>		ns
T <sub>SAVLL</sub>	Address Valid to ALE Low	20		ns
T <sub>SLLAX</sub>	ALE Low to Address Invalid	20		ns
T <sub>SRLDV</sub>	RD# Low to Output Data Valid		60	ns
T <sub>SDVWH</sub>	Input Data Setup to WR# High	20		ns
T <sub>SWHQX</sub>	WR# High to Data Invalid	30		ns
T <sub>SRHDZ</sub>	RD# High to Data Float	15		ns

### NOTE:

- 1. Test Conditions:

  - F<sub>OSC</sub> = 20 MHz T<sub>OSC</sub> = 60 ns Rise/Fall Time = 10 ns
  - Capacitive Pin Load = 100 pF
- 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory



**Table 10. Normal Master/Slave Operation** 

Symbol	Parameter	Min (1)	Max	Units
T <sub>CHCH</sub>	Clock Period	4t		ns
T <sub>CLCH</sub>	Clock Low Time/Clock High Time	2t-10		ns
T <sub>CLDV</sub>	Clock Falling to Data Out Valid (Master)	0.5t	1.5t + 20	ns
T <sub>CLDV1</sub>	Clock Falling to Data Out Valid (Slave)	0.5t	1.5t + 50	ns
T <sub>DVCH</sub>	Data In Setup to Clock Rising Edge	10		ns
T <sub>CHDX</sub>	Clock Rising Edge to Data In Invalid	t + 15		ns

#### NOTE:

- 1. t = 1 state time (100 ns @ 20 MHz).
- 2. Timings are guaranteed by design.


**Table 11. Handshake Operation** 

Symbol	Parameter	Min (1)	Max	Units
T <sub>CHCH</sub>	Clock Period	4t		ns
T <sub>CLCH</sub>	Clock Low Time/Clock High Time	2t-10		ns (2)
T <sub>CLDV</sub>	Clock Falling to Data Out Valid (Master)	0.5t	1.5t + 20	ns
T <sub>CLDV1</sub>	Clock Falling to Data Out Valid (Slave)	0.5t	1.5t + 20	ns
T <sub>DVCH</sub>	Data In Setup to Clock Rising Edge	10		ns
T <sub>CHDX</sub>	Clock Rising Edge to Data In Invalid	t + 15		ns

### NOTE:

- 1. t = 1 state time (100 ns @ 20 MHz).
- 2. This specification refers to input clocks during slave operation. During master operation, the device outputs a nominal 50% duty cycle clock.

Figure 13. Synchronous Serial Port





**Table 12. External Clock Drive** 

Symbol	Parameter	Min (1)	Max	Units
1/T <sub>XLXL</sub>	Oscillator Frequency	4	20	MHz
T <sub>XLXL</sub>	Oscillator Period (T <sub>OSC</sub> )	50	250	ns
T <sub>XHXX</sub>	High TIme	0.35 T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
T <sub>XLXX</sub>	Low Time	0.35 T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
T <sub>XLXH</sub>	Rise TIme		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns

Figure 14. External Clock Drive Waveforms






Figure 15. Input/Output Test Conditions





**Figure 16. Float Test Conditions** 



### 5.2.6 Explanation of AC Symbols

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

### **Table 13. Explanation of AC Symbols**

Conditions	Signals	
H – High	A – Address	HA – HLDA#
L – Low	B – BHE#	L – ALE/ADV#
V – Valid	BR – BREQ#	Q – Data Out
X – No Longer Valid	C – CLKOUT	R – RD#
Z – Floating	D – DATA	W – WR#/WRH#/WRI#
	G – Buswidth	X – XTAL1
	H – HOLD#	Y – READY



#### **EPROM Specifications 5.3**

#### 5.3.1 **AC EPROM Programming Characteristics**

**Operating Conditions:** 

• Load Capacitance = 150 pF •  $V_{CC}$  = 5.0 V ± 0.25 V •  $T_{C}$  = 25°C ± 5°C • ANGND = 0 V

•  $V_{REF} = 5.0 \text{ V} \pm 0.25 \text{ V}$ 

•  $V_{PP} = 12.5 \text{ V} \pm 0.25 \text{ V}$ 

• V<sub>SS</sub> = 0 V

• EA# = 12.5 V ± 0.25 V

F<sub>OSC</sub> = 5.0 MHz

### **Table 14. AC EPROM Programming Characteristics**

Symbol	Parameter	Min	Max	Units
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	100		T <sub>OSC</sub>
T <sub>DVPL</sub>	Data Setup Time	0		T <sub>OSC</sub>
T <sub>PLDX</sub>	Data Hold Time	400		T <sub>OSC</sub>
T <sub>LLLH</sub>	PALE# Pulse Width	50		T <sub>OSC</sub>
T <sub>PLPH</sub>	PROG# Pulse Width (2)	100		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE# High to PROG# Low	220		T <sub>osc</sub>
T <sub>PHLL</sub>	PROG# High to Next PALE# Low	220		T <sub>OSC</sub>
T <sub>PHDX</sub>	Word Dump Hold Time		50	T <sub>osc</sub>
T <sub>PHPL</sub>	PROG# High to Next PROG# Low	220		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE# High to PROG# Low	220		T <sub>osc</sub>
T <sub>PLDV</sub>	PROG# Low to Word Dump Valid		100	T <sub>OSC</sub>
T <sub>SHLL</sub>	RESET# High to First PALE# Low	1100		T <sub>osc</sub>
T <sub>PHIL</sub>	PROG# High to AINC# Low	0		T <sub>OSC</sub>
T <sub>ILIH</sub>	AINC# Pulse Width	240		T <sub>osc</sub>
T <sub>ILVH</sub>	PVER Hold after AINC# Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	AINC# Low to PROG# Low	170		T <sub>osc</sub>
T <sub>PHVL</sub>	PROG# High to PVER# Valid		220	T <sub>OSC</sub>

### **Table 15. DC EPROM Programming Characteristics**

Symbol	Parameter	Min	Max	Units
I <sub>PP</sub>	V <sub>PP</sub> Programming Supply Current		200	mA

**NOTE:**  $V_{PP}$  must be within 1 V of  $V_{CC}$  while  $V_{CC}$  < 4.5 V.  $V_{PP}$  must not have a low impedance path to ground or  $V_{SS}$  while  $V_{CC} > 4.5 \text{ V}$ .

<sup>1.</sup> Run time programming is done with  $F_{OSC}$  = 6 MHz to 10 MHz,  $V_{CC}$ ,  $V_{PD}$ ,  $V_{REF}$  = 5 V ±0.25 V,  $T_{C}$  = 25°C ±5°C and  $V_{PP}$  = 12.5 V ± 0.25 V. For run-time programming over a full operating range, contact

<sup>2.</sup> Programming Specifications are not tested, but guaranteed by design.

<sup>3.</sup> This specification is for the word dump mode. For programming pulses use 300  $T_{OSC}$  + 100  $\mu s$ .



### **5.3.2 EPROM Programming Waveforms**

Figure 17. Slave Programming Mode Data Program Mode with Single Program Pulse




Figure 18. Slave Programming Mode in Word Dump or Data Verify Mode with Auto Increment







Figure 19. Slave Programming Mode Timing in Data Program Mode with Repeated Program Pulse and Auto Increment





### 5.4 AC Characteristics - Serial Port - Shift Register Mode

**Operating Conditions:** 


- $T_A = -40^{\circ}C + 125^{\circ}C$
- $V_{SS} = 0.0 \text{ V}$
- $V_{CC} = 5.0 \text{ V} \pm 5\%$
- Load Capacitance = 100 pF

Table 16. Serial Port Timing - Shift Register Mode

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period	8 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge	4 T <sub>OSC</sub> – 50	4 T <sub>OSC</sub> + 50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	3 T <sub>OSC</sub>		ns
T <sub>XHQX</sub>	Output Data Hold after Clock Rising Edge	2 T <sub>OSC</sub> – 50		ns
T <sub>XHQV</sub>	Next Output Data Valid after Clock Rising Edge		2 T <sub>OSC</sub> + 50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	2 T <sub>OSC</sub> + 200		ns
T <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		5T <sub>OSC</sub>	ns

### NOTE:

Figure 20. Waveform - Serial Port - Shift Register Mode



<sup>1.</sup> Parameters not tested.




#### 5.4.1 A/D Characteristics

The sample and conversion time of the A/D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD\_TIME Special Function Register. This allows optimizing the A/D operation for specific applications. The AD\_TIME register is functional for all possible values, but the accuracy of the A/D converter is only guaranteed for the times specified in the operating conditions table.

The value loaded into AD TIME bits 5, 6, 7 determines the sample time, SAMP. The value loaded into AD\_TIME bits 0, 1, 2, 3 and 4 determines the bit conversion time, CONV. These bits, as well as the equation for calculating the total conversion time, T, are shown in Figure 21.

Figure 21. AD\_TIME 1FAFH:Byte



The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V<sub>REF</sub>. V<sub>REF</sub> must be close to V<sub>CC</sub> since it supplies both the resistor ladder and the analog portion of the converter and input port pins. There is also an AD\_TEST SFR that allows for conversion on ANGND and V<sub>REF</sub> as well as adjusting the zero offset. The absolute error listed is without doing any adjustments.

#### 5.4.1.1 A/D Converter Specification

The specifications given assume adherence to the operating conditions section of this data sheet. Testing is performed with V<sub>RFF</sub> = 5.12 V and 20 MHz operating frequency. After a conversion is started, the device is placed in IDLE mode until the conversion is complete.

Table 17. 10-Bit Mode A/D Operating Conditions

Symbol	Parameter	Min	Max	Units
T <sub>A</sub>	Ambient Temperature	-40	+125	°C
V <sub>CC</sub>	Digital Supply Voltage	4.75	5.25	V
$V_{REF}$	Analog Supply Voltage	4.75	5.25	V (1)
T <sub>SAM</sub>	Sample Time	2		μs (2)
T <sub>CONV</sub>	Conversion Time	15	18	μs (2)
Fosc	Oscillator Frequency	4	20	MHz

- V<sub>REF</sub> must be within+0.5 V of V<sub>CC</sub>.
   The value of AD\_TIME is selected to meet these specifications.



Table 18. 10-Bit Mode A/D Characteristics (Using Above Operating Conditions) (1)

Parameter	Typical (2,3)	Min	Max	Units (4)	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 3	LSBs	
Full-scale Error	$0.25 \pm 0.5$			LSBs	
Zero Offset Error	$0.25 \pm 0.5$			LSBs	
Non-Linearity	1 ± 2		± 3	LSBs	
Differential Non-Linearity		> - 0.75	+ 0.75	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25	0		LSBs	(2)
Temperature Coefficients: Offset Fullscale Differential Non-Linearity	0.009			LSB/C	(2)
Off Isolation		- 60		dB	(2,5,6)
Feedthrough	- 60			dB	(2,5)
V <sub>CC</sub> Power Supply Rejection	- 60			dB	(2,5)
Input Resistance		750	1.2 K	Ω	(8)
DC Input Leakage	± 1	-3	3	μA	
Voltage on Analog Input Pin		ANGND -0.5	V <sub>REF</sub> + 0.25	V	(7)
Sampling Capacitor	3			pF	_

#### NOTES:

- 1. All conversions performed with processor in IDLE mode.
- 2. These values are expected for most parts at 25°C but are not tested or guaranteed.
- 3. These values are not tested in production and are based on theoretical estimates and/or laboratory test.
  4. An "LSB", as used here, has a value of approximately 5 mV
- 5. DC to 100 KHz
- 6. Multiplexer Break-Before-Make Guaranteed.
- 7. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- 8. Resistance from device pin, through internal MUX, to sample capacitor.

**Table 19. 8-Bit Mode A/D Operating Conditions** 

Symbol	Parameter	Min	Max	Units
T <sub>A</sub>	Ambient Temperature	-40	+125	°C
V <sub>CC</sub>	Digital Supply Voltage	4.75	5.25	V
V <sub>REF</sub>	Analog Supply Voltage	4.75	5.25	V (1)
T <sub>SAM</sub>	Sample Time	2		μs (2)
T <sub>CONV</sub>	Conversion Time	12	15	μs (2)
Fosc	Oscillator Frequency	4	20	MHz

### NOTES:

- V<sub>REF</sub> must be within+0.5 V of V<sub>CC</sub>.
   The value of AD\_TIME is selected to meet these specifications.



Table 20. 8-Bit Mode A/D Characteristics (Using Above Operating Conditions) (1)

Parameter	Typical (2,3)	Min	Max	Units (4)	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	± 1	LSBs	
Full-scale Error	± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity		0	± 1	LSBs	
Differential Non-Linearity		- 0.5	+ 0.5	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	± 0.25	0		LSBs	(2)
Temperature Coefficients: Offset Fullscale Differential Non-Linearity	0.003			LSB/C	(2)
Off Isolation		- 60		dB	(2,5,6)
Feedthrough	- 60			dB	(2,5)
V <sub>CC</sub> Power Supply Rejection	- 60			dB	(2,5)
Input Resistance		750	1.2 K	Ω	(8)
DC Input Leakage	± 1	<b>–</b> 1.5	1.5	μA	
Voltage on Analog Input Pin		ANGND -0.5	V <sub>REF</sub> + 0.25	V	(7)
Sampling Capacitor	3			pF	

#### NOTES:

- 1. All conversions performed with processor in IDLE mode.
- 2. These values are expected for most parts at 25°C but are not tested or guaranteed.
- 3. These values are not tested in production and are based on theoretical estimates and/or laboratory test.
  4. An "LSB", as used here, has a value of approximately 5 mV
- 5. DC to 100 KHz
- 6. Multiplexer Break-Before-Make Guaranteed.
- 7. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- 8. Resistance from device pin, through internal MUX, to sample capacitor.



### 6.0 Datasheet Revision History

This is the -006 revision of the 87C196CB - *Automotive* datasheet. The following differences exist between the -005 and the -006 revision.

- 1. Figure 4: Added "P5.3/" to Pin 77. Removed "P5.3/" from Pin 76.
- 2. Table 4  $V_{OH1}$ : Changed Max value (was 2, now blank) to Min value (was blank, now 2).

This is the -005 revision of the 87C196CB - *Automotive* datasheet. The following differences exist between the -004 and the -005 revision.

- 1. Converted to new template.
- 2. Corrected grammar.
- 3. Moved first page talbe and text paragraph to Introduction section.
- 4. Changed operating supply voltage specifications from 10% to 5%.
- 5. Removed all references to 87C196CA from data sheet.
- 6. Changed from "Advance Information" to "Production" data sheet.

This is the -003 revision of the 87C196CB - *Automotive* data sheet. The following differences exist between the -002 version and the -003 revision.

- 1. The data sheet has been revised to ADVANCE from PRELIMINARY, indicating the specifications have been verified through electrical tests.
- 2. The 87C196CB 100-ld QFP package and device pinout has been added to the data sheet.
- 3. The 87C196CB 100-ld QFP device supports up the 16 Mbyte of linear address space.
- 4. The package thermal characteristics for the PLCC packages was added to the data sheet, for the CB  $\Theta_{JA} = 35.0^{\circ}\text{C/W}$ ,  $\Theta_{JC} = 11.0^{\circ}\text{C/W}$ . For the CA,  $\Theta_{JA} = 36.5^{\circ}\text{C/W}$  and  $\Theta_{JA} = 10.0^{\circ}\text{C/W}$ .
- 5. The AN87C196CB pin package diagram was corrected to show EA# as opposed to EA.
- 6. The REMAP bit function for CCB2 was corrected. Setting this bit to 0 selects EPROM/CODERAM in segment 0FFH only. Setting this bit to 1 selects both segment 0FFH and segment 00H.
- 7.  $T_{RLAZ}$  has been changed to 5 ns from 20 ns.
- 8.  $T_{WLWH}$  for the CA has been changed to  $T_{OSC}$  –20 from  $T_{OSC}$  –30.
- 9.  $T_{CLGX}$  has been changed to 0 ns min, from  $T_{OSC}$  -46 max.
- Timing specifications for the SSIO are now added. These timings are currently guaranteed by design.
- 11. . Added frequency designation to family nomenclature Figure 2.

This is the -002 revision of the 87C196CA data sheet. The following difference exist between the -001 version and the -002 revision.

- 1. This data sheet now includes the specifications for the 87C196CB as well as the 87C196CA.
- 2. ABSOLUTE MAXIMUM RATINGS have been added.
- 3. Maximum Frequency has been increased to 20 MHz.
- 4. Maximum  $I_{CC}$  has been increased from 75 mA to 100 mA for the CB, 90 mA for the CA.
- 5. Idle Mode current has been increased to 35 mA from 30 mA for the CB, 40 mA for the CA.



- 6. Input leakage current for Port 0 ( $I_{LI1}$ ) was decreased to 1.5  $\mu A$  from 2.0  $\mu A$  for the CA.
- 7. The electrical characteristics for the CAN module were removed. The electrical characteristics for TXCAN and RXCAN are identical to standard port pins.
- 8. T<sub>OSC</sub> (1/freq) was modified to reflect 20 Mhz timings.
- 9. T<sub>OFD</sub> (Oscillator Fail Detect Specification) for clock failure to RESET pin pulled low, was added to the data sheet (4 µs min, 40 µs max)
- 10.  $T_{WHOX}$  has been increased to  $T_{OSC}$  –25 ns min from  $T_{OSC}$  –30 ns min.
- 11. T<sub>RXDX</sub> has been replaced by T<sub>RHDX</sub>. T<sub>RLAZ</sub> has been increased to 20 ns max from 5 ns max.
- 12. I  $_{\mbox{\footnotesize{PP}}}$  programming supply current has been increased to 200 mA from 100 mA.
- T<sub>CONV</sub> Conversion time for 10 bit A/D conversions has been decreased to reflect 20 Mhz operation.
- 14.  $R_{RST}$  was added for the 87C196CA, min = 6 K $\Omega$ /max = 65 K $\Omega$ .
- 15. T<sub>CLLH</sub>-min/max parameters switched to accurately reflect this timing parameter.
- 16.  $T_{RLCL}$ -Separate timings for the 87C196CA vs 87C196CB.  $T_{RLCL}$  for the CB is min –8 ns, max +20 ns. For the CA,  $T_{RLCL}$  min +4 ns/max +30 ns.
- 17.  $T_{RLRH}$  changed to  $T_{OSC}$  –10 ns from  $T_{OSC}$  –5 ns.
- 18. T<sub>AVGV</sub> added for the 87C196CB.
- 19. T<sub>LLGV</sub> added for the 87C196CB.
- 20.  $T_{CLGX}$  added for the 87C196CB.
- 21.  $T_{RLDV}$ -Separate timings for 87C196CB. $T_{RLDV}$  max =  $T_{OSC}$  –30 ns. For the 87C196CA,  $T_{RLDV}$  max =  $T_{OSC}$  22 ns.
- 22. HOLD/HOLDA timings added for the 87C196CB.
- 23. Slave Port Timings added for the 87C196CB.
- 24. Separate specifications for  $T_{PLPH}$  for the 87C196CB,  $T_{PLPH}$ , min = 100  $T_{OSC}$ . For the 87C196CA,  $T_{PLPH}$  min = 50  $T_{OSC}$ .
- 25. Separate specifications for  $T_{PLDV}$  for the 87C196CB,  $T_{PLDV}$  min = 100  $T_{OSC}$  for the 87C196CA,  $T_{PLDV}$  min = 50  $T_{OSC}$ .
- 26. 8-Bit mode A/D characteristics added.